As the Semiconductor industry is growing so does the density of devices on chip. With the increasing density and decreasing spacing rules, the most significant effect that takes birth is parasitic.

As the technology node decreases, meeting inter-wire or coupling capacitance becomes extremely critical and challenging in SOC design. Shrinking technology node leads to increase in dielectric values, ...