For the past several months we’ve been looking into what it takes to write good RTL code. We’ve looked at how to write register-driven RTL, how to write combinatorial processes, and how to write state ...

What if a designer could simply use a GUI to input the memory system parameters and generate RTL code for use in an FPGA without writing it from scratch? As FPGA designers strive to achieve higher ...